• Topics
  • Publications
  • Dialogue
    • Future Council of the Federal Chancellor
    • Policy advice at European level
    • International cooperation
    • Parliamentary events
    • Public dialogue events
    • Initiatives and partners
    • acatech HORIZONS
    • #FutureWorkDebatte
  • Transfer
  • Events
  • Media
    • News
    • Media Library
    • Ask acatech
    • Subscriptions
  • About us
    • What we do
      • Mission
      • Guidelines for Advising Policymakers and the Public
      • Quality management
      • Transparency
      • History
    • Organisation
      • Executive Board
      • Management Board
      • Members
      • Topic networks
      • Senate
    • acatech Office
      • Jobs (German)
      • Locations
    • Friends Association
  • DE
  • Topics
  • Publications
  • Dialogue
    • Future Council of the Federal Chancellor
    • Policy advice at European level
    • International cooperation
    • Parliamentary events
    • Public dialogue events
    • Initiatives and partners
    • acatech HORIZONS
    • #FutureWorkDebatte
  • Transfer
  • Events
  • Media
    • News
    • Media Library
    • Ask acatech
    • Subscriptions
  • About us
    • What we do
      • Mission
      • Guidelines for Advising Policymakers and the Public
      • Quality management
      • Transparency
      • History
    • Organisation
      • Executive Board
      • Management Board
      • Members
      • Topic networks
      • Senate
    • acatech Office
      • Jobs (German)
      • Locations
    • Friends Association
  • DE

RISC-V: An Open Standard for Chip Development

Cover Risc-V

Download PDF (English)

Author / Publisher: Christoph Kutter
Series: acatech IMPULSE
Published: 04 March 2024

The chip crisis in early 2020 clearly revealed how dependent German and European industry was on the supply chains for  microelectronic components. Despite experts repeatedly emphasising the importance of microelectronics to Europe’s capacity for  innovation, shortages occurred which threatened major industrial  sectors. In response, the European Chips Act was passed and  the establishment of chip fabrication facilities in Europe was  accelerated.

In addition to fabrication, a key factor in ensuring Europe’s technological sovereignty is to strengthen innovative chip development  capabilities by providing appropriate specialist personnel. In this context, the RISC-V open standard instruction set architecture holds great promise because it eliminates many of the constraints of proprietary command sets.

Since RISC-V is characterised by a very variable architecture, numerous different use cases are conceivable. This acatech IMPULSE discusses the opportunities and threats of different scenarios and outlines options for decision-makers in business and politics.

Tags

Microelectronics | Open source | Technological sovereignty

  • Topic

    Digital transformation

Newsletter
Our newsletters (in German) keep you up to date with the academy’s current topics, projects and events.
Subscribe

  • Social Media



  • Academy

    • Topics
    • Publications
    • Projects
    • International Cooperation
    • Events
    • Media
    • About us
    • Locations
    • Jobs (German)
  • Legal notices

    • Imprint
    • Privacy policy
  • Contact

    acatech – National Academy
    of Science and Engineering

    Munich Office
    Karolinenplatz 4
    80333 Munich
    Germany

    +49 (0)89/52 03 09-0
    info@acatech.de

© 2026 acatech - National Academy of Science and Engineering